Publikacje

Zbiór naszych publikacji

FPGA Mezzanine Card DSP Module

FPGA Mezzanine Card DSP Module

 

Tomasz Janicki, Radosław Cieszewski, Grzegorz Kasprowicz , Krzysztof T. Poźniak
 

Institute of Electronic Systems, Warsaw University of Technology,

Nowowiejska 15/19, Warsaw, Poland

Abstract

Today's most sophisticated real-time control systems, such as the LHC or alike, are facing similar problem of processing terabits per second of raw the data generated by the diagnostic systems - where in addition most of the data is useless and only generates an empty burden for computing modules. Many approaches have already been adopted to make the real-time control possible under such circumstances including: parallel computing, modularity and data mining. Furthermore many factors determine the real efficiency of the whole system including: transfer rates between components and modules, "slow" memories or architecture and frequency of computing units. This paper presents a concept of realization, architecture, and hardware implementation of a digital signal processing module utilizing modern technologies, standards and approaches in one single card.

Keywords: DSP, FMC, PCIe, Serial RapidIO, FPGA, Non-blocking switch

References

References

  1. VITA, “ANSI/VITA 57.1-2008” – FMC standard, http://www.vita.com/fmc.html
  2. Grzegorz Kasprowicz, "System diagnostyczny dla reaktora JET" – Seminar, Warsaw University of Technology, Institute of Elecrtonic Systems, Mar. 23, 2011.
  3. A. Mielczarek, D. Makowski, T. Kozak, G. Jabłoński, A. Napieralski, DMCS, TUL, Lodz, Poland, “Universal FMC-compliant module for xTCA systems”, Proceedings of 2011 Particle Accelerator Conference - MOP292, New York, USA,
  4. P. Alvarez, M. Cattin, J. Lewis, J. Serrano, T. Wlostowski, “FPGA Mezzanine Cards for CERN’s accelerator control system”, CERN, Geneva, Switzerland.
  5. Carlos Gil Soriano, Grzegorz Kasprowicz, Samuel Iglesias Gonsálvez, “Simple PCIe FMC carrier (SPEC)”, http://www.ohwr.org/projects/spec/wiki
  6. Grzegorz Kasprowicz, Maciej Fimiarz, Matthieu Cattin, Tomasz Wlostowski, „FmcAdc100k16b8ch”, http://www.ohwr.org/projects/fmc-adc-100k16b8cha/wiki
  7. Texas Instruments, “Delivering more than 5x the performance of any DSP in the market, Texas Instruments' new TMS320C66x multicore DSPs set a new standard in innovation and performance”, http://newscenter.ti.com/ , Nov. 9, 2010.
  8. Texas Instruments, “TMS320C6678 Fixed and Floating-Point DSP Silicon Errata (Silcion Revision 1.0) (Rev. B)”, Mar. 17, 2011. 
  9. Texas Instruments, “TMSC6678”, http://focus.ti.com/docs/prod/folders/print/tms320c6678.html
  10. Eric Brown, “Eight-core DSP claimed to be fastest ever“, http://www.linuxfordevices.com/c/a/News/TI-C66x-DSPs/ , Nov. 9, 2010.
  11. PCI-SIG, "Peripheral Component Interconnect Express", www.pcisig.com/specifications/pciexpress/
  12. RapidIO, "Serial RapidIO", www.rapidio.org/specs/
  13. CISCO, "Serial Gigabit Media Independent Interface", ftp://ftp-eng.cisco.com/smii/sgmii.pdf
  14. Texas Instruments, “HyperLink for KeyStone Devices User's Guide”, Nov., 2010
  15. HDMI, „High Definition Multimedia Interface”, http://www.hdmi.org/
  16. IEEE, “IEEE 802.3™: CSMA/CD (Ethernet) access method”, http://standards.ieee.org/getieee802/802.3.html
  17. NXP Semiconductors, “LPC1111/12/13/14” – datasheet, Feb. 10, 2011.
  18. Texas Instruments, “TPS51513”, http://focus.ti.com/docs/prod/folders/print/tps51513.html
  19. Texas Instruments, “TPS74401”, http://focus.ti.com/docs/prod/folders/print/tps74401.html
  20. Texas Instruments, “TPS51200”, http://focus.ti.com/docs/prod/folders/print/tps51200.html
  21. Texas Instruments, “CDCE62005”, http://focus.ti.com/docs/prod/folders/print/cdce62005.html
  22. Texas Instruments, "Five/Ten Output Clock Generator/Jitter Cleaner With Integrated Dual VCO (Rev. C)", Feb. 15, 2010.
  23. Texas Instruments, "TMS320C6678 Multicore Fixed and Floating-Point Digital Signal Processor", Nov. 9, 2010.
  24. Texas Instruments, “Network Coprocessor (NETCP) User Guide”, Nov., 2010
  25. Texas Instruments, "Telecom Serial Interface Port (TSIP) for KeyStone Devices User's Guide", Nov. 9, 2010
  26. Berkeley Design Technology, Inc., “Speed Scores for Floating-Point Packaged Processors”, Feb., 2011.
  27. Berkeley Design Technology, Inc., “Speed Scores for Fixed-Point Packaged Processors”, Feb., 2011.
  28. Analog Devices, “ADSP-TS201S”, http://www.analog.com/en/processors-dsp/tigersharc/adsp-ts201s/processors/product.html
  29. Freescale Semiconductor, "MSC8156E Datasheet", May., 2011
  30. Xilinx, "Spartan-6", http://www.xilinx.com/support/documentation/spartan-6.htm
  31. Xilinx, "Spartan-6 FPGA GTP Advance Product Specification", Apr. 30, 2010.
  32. Xilinx, "Spartan-6 FPGA Memory Controller User Guide", Aug. 9, 2010.
  33. Xilinx, "Spartan-6 FPGA DSP48A1 Slice User Guide", Aug. 13, 2009.
  34. PLX Technology, “PEX 8609”, http://www.plxtech.com/products/expresslane/pex8609
  35. PLX Technology, "Product Brief PEX 8609 v1.4", Apr. 6, 2010.

INTEGRACJA WIELOINTERFEJSOWEGO TORU PRZETWARZANIA Z UKŁADAMI FPGA

INTEGRACJA WIELOINTERFEJSOWEGO

TORU PRZETWARZANIA Z UKŁADAMI FPGA

 

INTEGRATION OF MULTIINTERFACE
CONVERSION CHANNEL USING FPGA

 
inż. Tomasz Janicki, dr inż. Krzysztof Poźniak,  prof. dr hab. inż. Ryszard Romaniuk
tomasz.janicki.tj@gmail.com, pozniak@ise.pw.edu.pl, rrom@ise.pw.edu.pl
 
Politechnika Warszawska
Wydział Elektroniki i Technik Informacyjnych
Instytut Systemów Elektronicznych
00-665 Warszawa, ul. Nowowiejska 15/19
 
Streszczenie

W  artykule   omówiono   integrację   różnego   typu   interfejsów   z   układami   FPGA   z wykorzystaniem   rekonfigurowalnej   platformy   komunikacyjnej.   Rozwiązanie   w   praktyce zaimplementowano   w   pojedynczym   węźle   rozproszonego   systemu   pomiarowego.   Omówiono konstrukcję platformy konunikacyjnej oraz wybrane moduły sprzętowe opisane w języku VHDL i zaimplementowane w układach FPGA. Przedstawiono także graficzną aplikacje użytkownika (GUI) umozliwiającą   użytkownikowi   sterowanie   pracą   systemu.   W   końcowej   częsci   artykułu zamieszczono wybrane rozwiązania praktyczne.
Słowa kluczowe: Rozproszony system pomiarowy, HDL, FPGA, WinApi, GUI.
 
Abstract

This   article discusses   the  integration of  different   types  of   interfaces  with FPGAs  using reconfigurable communication platform. The solution has been implemented in practice in a single node   of   a   distributed  measurement   system.  Construction   of   communication  platform  has  been presented with its selected hardware modules, described in VHDL and implemented in FPGAs. The graphical user interface (GUI) has been described that allows a user to control the operation of the system. In the final part of the article selected practical solutions have been introduced.
Keywords: Distributed measurement system, HDL, FPGA, WinApi, GUI

LITERATURA

LITERATURA
 

  1. PERG – Photonics and Web Engineering Research Group, Strona Domowa, http://www.ise.pw.edu.pl/~rrom/
  2. Artur Dybko, Rafał Graczyk, Krzysztof T. Poźniak, Ryszard S. Romaniuk. Modularny system fotoniczny z programowalną warstwą sterowania i komunikacji w układzie FPGA, 2006.
  3. Rafał Graczyk, Krzysztof T. Poźniak. Projekt i uruchomienie uniwersalnego kontrolera szyny VME: ”Universal Module Controller”. Praca magisterska, Politechnika Warszawska, 2009.
  4. Łukasz Dymanowski. Projekt i wykonanie modułu akwizycji danych z wykorzystaniem standardu PMC. Politechnika Warszawska, 2007.
  5. Kamil Lewandowski. Projekt i wykonanie karty PMC z interfejsami komunikacyjnymi. Politechnika Warszawska, 2007.
  6. Xilinx. Xilinx Virtex II Pro Platform FPGA: Complete Datasheet. www.xilinx.com
  7. Altera. Cyclone Device Handbook. www.altera.com
  8. WISHBONE System-on-chip (SoC) Interconnection Architechture for Portable IP Cores Revision B.3, Septmeber2002.
  9. Linear Technology. LTC2207/LTC2206 Datasheet. www.linear.com
  10. Analog Devices. AD9777 Datasheet Rev Ct. www.analog.com/
  11. Maxim. MAX9450-MAX9452 Datasheet. http://datasheets.maxim-ic.com/
  12. Analog Devices. AD9512 Datasheet. www.analog.com
  13. Code::Blocks. http://www.codeblocks.org/downloads.
  14. Microsoft. Online MSDN documentation. http://msdn.microsoft.com/en-us/default.aspx, 2009.

Integration of multi-interface conversion channel using FPGA for Modular Photonic Network

Integration of multi-interface conversion channel using FPGA
for Modular Photonic Network


Tomasz Janicki, Krzysztof T.Pozniak, Ryszard S.Romaniuk
Warsaw University of Technology, Institute of Electronic Systems, Poland
00-665 Warsaw, Nowowiejska 15/19
tomasz.janicki.tj@gmail.com, pozniak@ise.pw.edu.pl, rrom@ise.pw.edu.pl
 

ABSTRACT

 

The article discusses the integration of different types of interfaces with FPGA circuits using a reconfigurable communication platform. The solution has been implemented in practice in a single node of a distributed measurement system. Construction of communication platform has been presented with its selected hardware modules, described in VHDL and implemented in FPGA circuits. The graphical user interface (GUI) has been described that allows a user to control the operation of the system. In the final part of the article selected practical solutions have been introduced. The whole measurement system resides on multi-gigabit optical network. The optical network construction is highly modular, reconfigurable and scalable.
 
Keywords: Distributed measurement systems, VHDL, FPGA, WinApi, electronics and photonics systems architecture, software – hardware interaction and integration, optical networks with fast electronic nodes, scalable and reconfigurable photonic networks.

-----------------------

The paper, in Polish language version, was also submitted to “Elektronika” Montly Journal.
 
Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2010, edited by Ryszard S. Romaniuk, Krzysztof S. Kulpa, Proc. of SPIE Vol. 7745, 77451H
© 2010 SPIE · CCC code: 0277-786X/10/$18 · doi: 10.1117/12.873314

Proc. of SPIE Vol. 7745 77451H-1

REFERENCES

REFERENCES

  1. PERG – Photonics and Web Engineering Research Group, Home Web Page, http://www.ise.pw.edu.pl/~rrom/
  2. Graczyk, R., Pozniak, K.T., Romaniuk, R.S.: FPGA based, modular, configurable controller with fast synchronous optical network, (2006) Proceedings of SPIE, Vol. 6347 I, art. no. 634706
  3. Janicki, T., Pozniak, K.T.: Project and realization of fast A/D and D/A conversion channel using FPGA to analyze and process signals, (2009) Proceedings of SPIE, Vol. 7502, art. no. 75022D
  4. Graczyk, R., Poźniak, K.T., Romaniuk, R.S.: FPGA systems development based on Universal Controller Module, (2008) Proceedings of SPIE, Vol. 6937, art. no. 69370M.
  5. Dymanowski, L., Graczyk, R., Pozniak, K.T., Romaniuk, R.S.: Data acquisition module implemented on PCI Mezzanine card, (2008) Proceedings of SPIE, Vol. 6937, art. no. 69370K.
  6. Lewandowski, K., Graczyk, R., Pozniak, K.T., Romaniuk, R.S.: FPGA based PCI mezzanine card with digital interfaces, (2008) Proceedings of SPIE, 6937, art. no. 69370J.
  7. Xilinx. Xilinx Virtex II Pro Platform FPGA: Complete Datasheet. www.xilinx.com
  8. Altera. Cyclone Device Handbook. www.altera.com
  9. WISHBONE System-on-chip (SoC) Interconnection Architechture for Portable IP Cores Revision B.3, Septmeber 2002.
  10. Linear Technology. LTC2207/LTC2206 Datasheet. www.linear.com
  11. Analog Devices. AD9777 Datasheet Rev Ct. www.analog.com/
  12. Maxim. MAX9450-MAX9452 Datasheet. http://datasheets.maxim-ic.com/
  13. Analog Devices. AD9512 Datasheet. www.analog.com
  14. Code::Blocks. http://www.codeblocks.org/downloads.
  15. Microsoft. Online MSDN documentation. http://msdn.microsoft.com/en-us/default.aspx, 2009.
-----------------------

 

Proc. of SPIE Vol. 7745 77451H-2

Project and realization of fast A/D and D/A conversion channel using FPGA to analyze and process signals

Project and realization of fast A/D and D/A conversion channel using FPGA to analyze and process signals.

Tomasz Janicki, Krzysztof T. Pozniak

Institute of Electronic Systems, Warsaw University of Technology,
Nowowiejska 15/19, Warsaw, Poland


ABSTRACT


This paper describes a concept of distributed measurement system, hardware that accomplishes the concept, firmware based on usage of  HDL structures  from existing  libraries or possibilities of using so called “open cores” and user software capable of controlling such system.

Keywords: PCI, PMC, Distributed measurement systems, Wishbone, Altium Designer, Open Cores, WinApi.

8. REFERENCES

8. REFERENCES

 
  1. Artur Dybko, Rafał Graczyk, Krzysztof T. Poźniak, Ryszard S. Romaniuk, "Modularny system fotoniczny z programowalną warstwą sterowania i komunikacji w układzie FPGA", Warsaw Univeristy of Technolgy, 2006
  2. Rafal Graczyk, Krzysztof T. Pozniak, Ryszard S. Romaniuk, "FPGA based, modular, configurable controller with fast synchronous optical network”, Proc of SPIE, Vol. 6347, part one", 2006
  3. Łukasz Dymanowski, „Projekt i wykonanie modułu akwizycji danych z wykorzystaniem standardu PMC”, Warsaw Univeristy of Technolgy, 2007
  4. Kamil Lewandowski, „Projekt i wykonanie karty PMC z interfejsami komunikacyjnymi” , Warsaw Univeristy of Technolgy, 2007
  5. PCI SIG, „PCI Local Bus Specification v2.3”, 2002
  6. WISHBONE System-on-chip (SoC) Interconnection Architechture for Portable IP Cores , revision B3, September 7, 2002
  7. Xilinx Virtex II pro Platform FPGA : Complete Data Sheet
  8. IEEE,  "IEEE Standard Physical and Environmental Layers for PCI Mezzanine Cards (PMC)", 2001
  9. Altera,  "Cyclone Device Handbook", 2006
  10. Linear Technology,  "LTC2207/LTC2206 Datasheet"
  11. Analog Devices,  "AD9777 Datasheet Rev C", 01/2006
  12. Maxim,  "MAX9450-MAX9452 Datasheet"
  13. Analog Devices,  "AD9512 Datasheet", 06/2005,
  14. Altium Designer, http://www.altium.com/products/en/products_home.cfm
  15. Altium,  "WB_INTERCON Configurable Wishbone Interconnect", 09/2006
  16. Altium,  "WB_MULTIMASTER Configurable Wishbone Multi-Master", July 16, 2006
  17. Samer Bou Habib, „Opracowanie Mostu PCI dla Węzła Modularnego Systemu Fotonicznego”, Warsaw Univeristy of Technolgy, 2008
  18. John Clayton,  "RS232 system controller", 02/2005, http://www.opencores.org/projects.cgi/web/rs232_syscon/overview
  19. FTDI, “FT245BM USB FIFO ( USB - Parallel ) I.C.”,
  20. Altium,  "SPI_W Serial Peripherial Interface Controller", 05/2005
  21. Altium,  "WB_UART8 Serial Communications Port", November 07, 2006
  22. Herveille, Richard,  "I2C controller core", May,  2007 , http://www.opencores.org/projects.cgi/web/i2c/overview
  23. WinAPI documentation, http://msdn.microsoft.com/en-us/library/default.aspx
  24. Code::Blocks, http://www.codeblocks.org/